Arkville provides a high-throughput line-rate agnostic conduit between FPGA hardware and GPP software. Using industry-standard AXI interfaces on the FPGA side and DPDK interfaces on the software API/ABI side, Arkville provides an exceptional “out-of-the-box” solution for both hardware and software teams.
Because Arkville was designed with the specific goal of accelerating and empowering DPDK, the performance is significantly higher than one of a naïve DMA implementation on an FPGA.
Arkville SC16 Demo Showing RX/TX Plot.
Key Features and Benefits
Offload server cycles to FPGA gates
Bring your FPGA-based packet processing solutions to market quickly
Future proof your GPP/FPGA application with the DPDK and AXI standards
Line rate agnostic: Operates at any line rate, including 1/5/10/25/40/50/100/400 GbE
Up to 150 Gbps and 120 Mpps with a contemporary PCIe Gen3x16 interface, Gen4 Ready
4 Physical Queue-Pairs (RX/TX) Standard; Up to 128 Physical Queue-Pairs
FPGA Vendor Agnostic RTL
Allows for immediate operation with Xilinx Virtex® UltraScale™ and UltraScale+™ FPGA devices
Open-Source “net/ark” Arkville driver in DPDK 17.05
o Ready-to-Go Solution to FPGA/GPP Packet Movement
o 4 Physical Queue-Pairs (RX/TX) Standard; Up to 128 Physical Queue-Pairs
o Single PCIe Physical Function (PF) supporting multiple ports
o Concurrent, Full-Duplex Upstream and Downstream Data Movement
GPP / SOFTWARE SPECIFIC
o DPDK Arkville PMD in DPDK 17.05
o Tested extensively in with DPDK Test Suite (DTS)
o Unencumbered Application BAR (ABAR) for FPGA Application
FPGA / HARDWARE SPECIFIC
o AXI Streaming interfaces for packet movement
o Up to 256 Gbps, 500 Mpps burst traffic (Two 64 Byte wide, 250 MHz, AXI streams)
o Dedicated Application BAR (ABAR) AXI4-Master for the FPGA Application
Atomic Rules provides Arkville example designs that may be used as a starting point for your own solutions. These include:
o Four-Port, Four-Queue 10 GbE example (Arkville + 4×10 GbE MAC)
o Single-Port, Single-Queue 100 GbE example (Arkville + 1×100 GbE MAC)
Click hereand fill out our contact form to request the
Atomic Rules Arkville GPP/FPGA Packet Mover IP Solution datasheet.
Atomic Rules is an electrical engineering consultancy based in Auburn, New Hampshire. We provide our clients with effective solutions to problems involving interconnection networks and reconfigurable computing. Our practice employs scalable, rule-based methods to tackle complex concurrency among heterogeneous processors.
Atomic Rules launches TimeServo System Timer IP Core for FPGA Sub-Nanosecond Resolution, Sub-Microsecond Accurate, FPGA System Timer Component AUBURN, NH – Atomic Rules, a reconfigurable computing IP firm, is pleased to announce the launch of TimeServo, a Sub-Nanosecond Resolution, Sub-Microsecond Accurate, FPGA System Timer Component. Atomic Rules TimeServo is a RTL IP core that serves the […]
Atomic Rules announces DPDK-aware FPGA/GPP data mover Systems requiring Linux kernel bypass can now offload server cycles to FPGA gates AUBURN, NH – Atomic Rules, a reconfigurable computing IP firm, is pleased to announce the launch of Arkville, a DPDK-aware FPGA/GPP data mover enabling Linux DPDK applications to offload server cycles to FPGA gates. “Our […]
Atomic Rules joins Amazon F1 Partners Network – now offering design services to clients seeking an F1 cloud presence! For more information, please see: Amazon EC2 F1 Instances, Customizable FPGAs for Hardware Acceleration Are Now Generally Available